CSE260: Introduction to Digital Logic Lab #4 Coversheet Due: Tuesday, Nov. 17Th

| Your Name | | |
|----------------------|---|---|
| Your Partner's Name | e | |
| Names of any stude | nts you discussed | this lab with: |
| This section is to b | e filled out durin | ng the demo. TA Name |
| Component | Points (0-3) (3=perfect, 2= minor errors, 1=big problems, 0=not done) | Comments (if less than 3 points, the TA should explain why) |
| HLSM / Circuit | / 3 | |
| Stack VHDL | / 3 | |
| Test Bench | / 3 | |
| Simulation | / 3 | |
| FPGA Demo | / 3 | |
| Sub-Total | / 15 | TA Signature: |
| Hardcopy items: | □ HLSM □ Circ | er the lab is turned in. cuit Simulation tbench top.vhd |
| TA Signature: | | |