An Effective Network Processor Design Framework - Using Multi-Objective Evolutionary Algorithms and Object Oriented Techniques to Optimise the Intel IXP1200 Network Processor

Liam Noonan, Dept E&CE University of Limerick

Colin Flanagan, Dept E&CE University of Limerick
In this presentation, we present a framework for design space exploration of a network processor, that incorporates parameterisation, power, and cost analysis.

This method utilises multi-objective evolutionary algorithms and object-oriented analysis and design.

Using this approach, an engineer specifies certain hard and soft performance requirements for a multi-processor system, and allows it to be generated automatically by competitive evolution/optimisation, thus obviating the need for detailed design.

To make the proposal concrete, we use the Intel IXP1200 network processor as a baseline complex system design and show how various improvements can be made to this architecture by evolutionary/competitive design.

Various approaches to multi-objective optimisation (Darwin, Lamarck Baldwin, etc.) are compared and contrasted in their ability to generate architectures meeting various constraints.
The need for speed

- Network processors are high performance programmable processors that are optimised to process packets.
- In order to provide high rates of packet processing, NPs have typically adopted a strategy of distributed processing and parallelism.
- This programming model on paper is very effective, however, in practice it can be difficult to implement and debug.
- This is due to its inherent complexity; designing a network processor can involve the optimisation of many component devices and subsystems.
- The first generation of network processors utilised a great number of different approaches, which made assessment of the technologies a complex issue.
The challenge

- The challenge facing industry is to develop innovative products of increasing complexity within shorter design times. Decisions made at an early stage can have later repercussions.
- These early decisions can affect the overall performance of the system.
- Are these architectures a good fit to the real problem?
- How do we discover this and improve the design?
- There is a need for an architectural exploration tool that can assess the performance of various designs.
- This tool should utilise proven software modelling and development techniques.
The framework

- Utilises a flexible object oriented model of a NP. The model is constructed using UML and implemented using the object oriented modeling language POOSL.

- User-supplied parameters allow the designer to describe the manufacturing process and microprocessor characteristics in great detail.

- Various evolutionary algorithms are employed to generate configurations from randomly initialised search spaces, or to attempt to improve user-supplied configurations.

- Multi-objective fitness criteria based on empirical calculations and analysis (e.g., chip area, power consumption, cost per die) are utilised.

- The result is a configuration description of the multi-core microprocessor that provides details on the bus widths, speed of processing units and chip area.

- We believe that the combination of features offered in this framework will provide significant assistance to system architects and designers.
A complex network processor
The design exploration tool should allow the engineer the facility to quickly and easily modify the architecture of the network processor and assess the implications of this modification.

If the tool has been appropriately designed, it should be possible to target other architecture families.

With this in mind, we conducted a review of the language alternatives that were available to us.

- ROOM
- SDL
- Esterel
- SystemC
- C++
- POOSL
The decision

- A design exploration tool should utilise a language/methodology that offers concurrency, communication, data types, timers and probabilistic functionality.
- There is a requirement for asynchronous processes, conditional message passing and sharing of data objects between concurrent activities.
- The language should offer an intuitive interface with low-level trace and debug tools, as well as the facility of object and code reuse.
- Furthermore the language should be an OO language as this facilitates the independent modelling of specific components and code reuse.
- Language should support UML 2.0
- We chose POOSL as it met the above criteria.
POOSL

- Based upon smalltalk
- Utilises Mathematically defined semantics
- Consists of a process part and data part
- System level model consists of:
  - Process, cluster and data objects
Analysing the Problem

- Before construction of the model was attempted a flow diagram was constructed so as to provide an overview of the system.
- This allowed assessment of the various components that were required as well as the sequence in which they occurred.
- This approach also highlighted the various parallel asynchronous processes that were required as well as the process classes in which they would reside.
Flow/High level Seq diagram
High level implementation class diag
Modelling the NP - processes

- Translating the network processor model into POOSL syntax was achieved through the identification of process and data classes.
- The process classes in general reflected the individual hardware components of the NP (network processor). A superclass and polymorphism was utilised so as to implement generic Microengines that implemented specific function calls in the threads.
- SDRAM, SRAM etc were modelled as separate classes
The data classes that were used to represent packets, Mpackets, storage etc were able to make full use of and exploit polymorphism and inheritance.

The methods from the base class were available to all classes that inherited from them and this aided in the rapid prototyping of the NP.

SHESim is a graphical tool intended for incremental specification and modification of POOSL models that can be validated by interactive simulation.

The process and data layers of a model are denoted in textual form, whereas the architecture layer is specified graphically.

The numerous inspection possibilities and the user-friendly graphical interface make SHESim very suitable for revealing model inadequacies.
SHESim Environment
Model Parameters

- The ability to change the width of data buses and the size of data storage provided a level of simulation that was not previously available for the IXP1200.
- Debugging was also added so as to examine in detail all aspects of the mpacket flow through the various components.
Comparison of Intel and POOSL

<table>
<thead>
<tr>
<th>ME</th>
<th>IX</th>
<th>Intel</th>
<th>POOSL</th>
<th>%Diff</th>
<th>Intel</th>
<th>POOSL</th>
<th>%Diff</th>
</tr>
</thead>
<tbody>
<tr>
<td>177</td>
<td>66</td>
<td>504</td>
<td>515</td>
<td>2.18</td>
<td>504</td>
<td>500</td>
<td>-0.79</td>
</tr>
<tr>
<td>177</td>
<td>80</td>
<td>526</td>
<td>544</td>
<td>3.42</td>
<td>525</td>
<td>525</td>
<td>0</td>
</tr>
<tr>
<td>177</td>
<td>104</td>
<td>524</td>
<td>579</td>
<td>10.49</td>
<td>523</td>
<td>567</td>
<td>8.41</td>
</tr>
<tr>
<td>200</td>
<td>66</td>
<td>504</td>
<td>519</td>
<td>2.97</td>
<td>504</td>
<td>506</td>
<td>0.39</td>
</tr>
<tr>
<td>200</td>
<td>80</td>
<td>526</td>
<td>548</td>
<td>4.18</td>
<td>525</td>
<td>534</td>
<td>1.71</td>
</tr>
<tr>
<td>200</td>
<td>104</td>
<td>524</td>
<td>581</td>
<td>10.87</td>
<td>524</td>
<td>570</td>
<td>8.77</td>
</tr>
<tr>
<td>232</td>
<td>66</td>
<td>553</td>
<td>520</td>
<td>-5.96</td>
<td>552</td>
<td>512</td>
<td>-7.24</td>
</tr>
<tr>
<td>232</td>
<td>80</td>
<td>608</td>
<td>548</td>
<td>-9.86</td>
<td>607</td>
<td>535</td>
<td>-11.86</td>
</tr>
<tr>
<td>232</td>
<td>104</td>
<td>647</td>
<td>583</td>
<td>-9.89</td>
<td>646</td>
<td>571</td>
<td>-11.6</td>
</tr>
</tbody>
</table>

- The Intel developer workbench was configured to run at wire speed using 64 byte packets so as to gauge the ability of the IXP1200 to perform under heavy packet loads.
- The assessment of accuracy of the model was based upon on how close the measurements for receiving and sending at the IX interface corresponded to the Intel workbench results.
Determining the NP core config

- The designers develop a parameterised POOSL model of the proposed application in terms of packet processing actions.
- The parameters that can be modified include system speed various components as well as bus widths, this allows the designers to assess the change in performance characteristics due to a change in model parameters.
- The designers decide on the criteria to be optimised. Cost, throughput etc.
- The genetic algorithms determine the parameter values for the POOSL model.
- The POOSL model is then executed and the outputs from the model are utilised in fitness functions. Population sets are created and evolutionary processes are applied.
- The configuration that produces the best fitness function is identified as the optimal configuration.
GA encoding

GA's encode using chromosomes.

- The chromosomes are either single bits, or blocks of adjacent bits, that encode a particular element of candidate solution e.g., an integer value.

- The target NP is encoded using 7 chromosomes of type integer, which are listed in the table below.

<table>
<thead>
<tr>
<th>Chromosome Description</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
</tr>
</thead>
<tbody>
<tr>
<td>IX Bus Width</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Internal Bus Width</td>
<td>1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SDRAM Bus Width</td>
<td>2</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>SRAM Bus Width</td>
<td>3</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAC Processor Speed</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>IX Processor Speed</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ME Processor Speed</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
Comparison of Intel to ga generated configs

Tabu was applied to the above configurations. The generated configurations were better, but usually except for the Intel configuration the percentage gains in fitness were negligible.

<table>
<thead>
<tr>
<th></th>
<th>Intel</th>
<th>Darwin</th>
<th>Lamarck</th>
<th>Baldwin</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cost Per Die</td>
<td>70.6</td>
<td>17.98</td>
<td>18.68</td>
<td>21.75</td>
</tr>
<tr>
<td>Power (Watts)</td>
<td>2.48</td>
<td>1.50</td>
<td>1.23</td>
<td>1.31</td>
</tr>
<tr>
<td>Throughput</td>
<td>95</td>
<td>95</td>
<td>98</td>
<td>95</td>
</tr>
<tr>
<td>Over all Fitness</td>
<td>0.51</td>
<td>0.79</td>
<td>0.82</td>
<td>0.80</td>
</tr>
<tr>
<td>ME Mhz</td>
<td>232</td>
<td>137.9</td>
<td>143.3</td>
<td>136.2</td>
</tr>
<tr>
<td>IX Mhz</td>
<td>104</td>
<td>132.64</td>
<td>110.2</td>
<td>111.2</td>
</tr>
<tr>
<td>Mac Mhz</td>
<td>104</td>
<td>132.64</td>
<td>319.3</td>
<td>232.6</td>
</tr>
<tr>
<td>Internal Bus Width</td>
<td>32</td>
<td>8</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>IX Bus Wdth</td>
<td>64</td>
<td>88</td>
<td>24</td>
<td>40</td>
</tr>
<tr>
<td>SDRAM Bus Wdth</td>
<td>64</td>
<td>8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>SRAM Bus Wdth</td>
<td>32</td>
<td>8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>Die Size (mm)</td>
<td>126</td>
<td>83.37</td>
<td>83.31</td>
<td>92.64</td>
</tr>
</tbody>
</table>
What can be observed from this chart is the fact that significant improvements are made within the first 16 generations of the process, after that point the gains reduce dramatically in value.

By the time generation 22 is processed the improvement in the fitness is negligible. The latter end of this process recorded a very small value for the standard deviation for the mean fitness of a generation.
Proposed Configs

- What is interesting to note about the above results are that the proposed configurations from the various approaches are not identical.
- This implies that the algorithms have utilised the random search space in a broad but effective manner.
- The decision as to which configuration should be utilised rests with the designer.
- This approach offers the design team a choice of architectures for them to consider and further analyse.
- The three approaches have however, highlighted a common design theme. Cost and power savings can be achieved by increasing the clock speeds of the IX and MAC units and reducing the microengine clock speeds and various bus widths.
- This requires an “island clocking" policy that allows for components to run at separate clock speeds, as well as handshaking logic to allow message passing between clock islands.
- The evolutionary approaches identified the real bottleneck in the system i.e., the IX and Mac units. It is more apparent when the complete OO sequence diagram for sending and receiving a packet is analysed.
Island Versus Common clocking

<table>
<thead>
<tr>
<th></th>
<th>IX and MAC island clocking</th>
<th>IX and MAC common clocking</th>
</tr>
</thead>
<tbody>
<tr>
<td>ME Mhz</td>
<td>190</td>
<td>194</td>
</tr>
<tr>
<td>IX Mhz</td>
<td>178</td>
<td>203</td>
</tr>
<tr>
<td>Mac Mhz</td>
<td>431</td>
<td>203</td>
</tr>
<tr>
<td>Int Bus</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>IX Bus</td>
<td>16</td>
<td>24</td>
</tr>
<tr>
<td>SDRAM Bus</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>SRAM Bus</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>Cost Per Die</td>
<td>24.8</td>
<td>25.3</td>
</tr>
<tr>
<td>Throughput</td>
<td>95</td>
<td>95</td>
</tr>
<tr>
<td>Power (Watts)</td>
<td>1.75</td>
<td>1.81</td>
</tr>
</tbody>
</table>

- Above config is for a 44 signature detecting NDS
- There are some notable differences in the two architectures with respect to bus widths.
- The difference in cost (2%) and power (3.4%) is marginal however.
- This small extra cost would be well worth considering as it simplifies the overall design of the NP
The possibilities for utilising a design exploration framework that employs multi-objective evolutionary algorithms with a parameterised Object Oriented model are encouraging.

The parameter-driven nature of the POOSL model allows one to alter significantly the behaviour of the IXP1200 and quickly assess the impact of this configuration change.

This feature has been exploited successfully by the multi-objective evolutionary algorithms.

Improvements to the architecture from a cost and power consumption point of view have been achieved.

Comparisons across a broad range of scenarios for a proposed architecture have also been assessed.

The approach offers the design team a choice of performance-evaluated architectural alternatives for them to consider, along with a rapid and objective way to identify potential performance bottlenecks.

This helps to turn computer architecture from an art to a quantifiable science.